Bharat Agarwal: He currently works as a Project Scientist in the Electrical Department in IIT, Delhi. Bharat has 4 years of experience in the field of FPGA, Verilog, MATLAB and STA. He completed his UG from Galgotias University in 2016. After that he worked for some giants of the field of FPGA like Saankhya Labs and Mahindra Telephonics Integrated System. Kshitij Goel: He currently works as a FPGA Design Engineer in Pretlist India Private Limited. Kshitij has more than 5 years of experience in the field of FPGA, VHDL, Verilog, MATLAB, Simulink, XILINX System Generator. He completed his under graduation from UPTU in 2014. After completing graduation, he has worked for the Indian Navy R&D Organization and works on the Physical Layer Design of Software Defined Radio in the FPGA for more than 3 years and then worked in the Arrow Electronics.
Bharat Agarwal: He currently works as a Project Scientist in the Electrical Department in IIT, Delhi. Bharat has 4 years of experience in the field of FPGA, Verilog, MATLAB and STA. He completed his UG from Galgotias University in 2016. After that he worked for some giants of the field of FPGA li...